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ABSTRACT
This paper investigates the topology of a superconduct-
ing flash-ADC. Superconductive electronics is based
on Josephson junctions and provides very high switch-
ing speed as well as very low power consumption. The
Quasi-One-junction-SQUID is used as a comparator w-
ith the special feature of a period output characterisitc.
A resistive network generates binary divided input cur-
rents for all bits. We study a special implementation of
a 4 bit flash ADC. The results are obtained by numer-
ical circuit simulations including the influence of ther-
mal noise at an operation temperature of 4.2 Kelvin.
We demonstrate the potential to provide a 4 bit resolu-
tion with a sampling frequency of 20 GHz. The circuit
optimization is done with respect to a future circuit re-
alization.
Index Terms— Analog-to-Digital converter (ADC),
quasi-one-junction-SQUID(QOJS), superconducting qu-
antum interference device (SQUID), single-flux quan-
tum (SFQ), rapid single flux quantum (RSFQ).
1. INTRODUCTION
The Rapid Single Flux Quantum (RSFQ) electronics
is the most promising quantum electronics [1]. It of-
fers an intrinsic digital logic which represents the in-
formation by the presence or absence of a magnetic
flux quantum Φ0 =
h
2e
(Planck constant h and ele-
mentary charge e) in a superconducting loop. The ex-
tremely high sensitivity of a Superconducting Quantum
Interference Device (SQUID) regarding magnetic flux
makes it an outstanding detector device even for very
low magnetic fields. It acts as a flux-to-voltage-conver-
ter. Generating the magnetic flux by a current I , it can
be used as a current-to-voltage-converter, making it ap-
plicable for analog-to-digital-conversion.
The authors like to thank the Tishreen University in Syria for
supporting this research.
2. ONE-BIT-QOJS-COMPARATOR
The QOJS [2] is a loop that consists ofL1, L2a, J1, L2b,
J2, Jg2. The critical current of the one junction is much
smaller than the other one. The Fig. 1 shows the circuit
diagram of the investigated QOJS comparator. The cur-
rent IIN represent the analog input signal. With every
clock pulse at the clock input, one of the two junctions
J2 or J5 must switch. If the critical current of J2 is ex-
ceeded at the moment of a clock pulse, J2 switches and
the SFQ-pulse is produced at the data output. If not, J5
will switch and no SFQ-pulse is produced at the out-
put. J2 and J5 build a comparator, which is controlled
by the input current. J2, L3 and J3 build a Josephson
Transmission Line (JTL), which is used to transfer the
output data to the next stage. J5 is an escape junc-
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Fig. 1. Unoptimized 1-bit-QOJS comparator.
tion and always switches when J2 does not switch. In
this case the flux quantum leaves the circuit across this
junction. The switching of J2 corresponds to logic 1
and the switching of J5 corresponds to logic 0. For
a linear input current ramp, the comparator reacts pe-
riodically with ranges of 0 or 1. Figure 2 shows the
simulated switching probability of J2 as a function of
input current for three periods of a logical 1. From this
figure one can see the following points, which must be
optimized in the circuit:
• Current ranges for 1 and 0 do not have the same
width.
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Fig. 2. Probability for 1 at the output of an unoptimized
1-bit-QOJS comparator as function of input current.
• The transition between 1 and 0 is not sharp. There
is a plateau with a switching probability of 50%.
• The comparator must not be hysteretic (the cur-
rent digitized value must not depend on the pre-
vious value).
Therefore it is good, if the comparator has the follow-
ing properties:
1. The comparator must offer high sample rates to
enable the digitization of analog signals with high
bandwidth.
2. The sensitivity must be as good as possible, so
the period of 1 and 0 must be as small as possible.
3. The convertible dynamic range of the analog sig-
nal must be as high as possible.
4. The current digitized value must not depend on
the previous value (hysteresis free).
5. The transitions 1/0 and 0/1 must be sharp.
6. The periods of 1 and 0 must have the same width.
The first property is realized by the intrinsic speed of
the RSFQ-logic and the second is limited by the ther-
mal noise. Our first estimation result in a possible res-
olution of 15µA. Property 3 is limited by the maxi-
mum current, which can flow in the inductance L1.
In our case, this limits the input current to about 100
mA, because the produced magnetic field will affect the
functionality of Josephson junctions at higher currents.
Properties 4,5 and 6 will be realized in the opitimized
version.
3. OPTIMIZED 1-BIT-QOJS-COMPARATOR
The final circuit of the 1-bit-QOJS-comparator (Fig. 1)
was extended by a buffer stage, which prevents a dou-
ble switching of J4. This avoids a trapped flux quantum
or an SFQ pulse to travel back across the clock input to
the DC/SFQ-converter as shown in Fig. 3. The parame-
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Fig. 3. Optimized 1-bit-QOJS comparator.
ters of the input stage are chosen in a way, that the main
part of the input current flows through the comparator
junctions J2 and J5 and the minor part flows in induc-
tance L1. From this a high value of inductance L1 and
a junction J1 with a relatively small critical current Ic1
results. This junction is responsible for the periodicity
of the input current. All currents, which flow through
the junctions have an influence during the dimension-
ing process. Every current shows a periodic behaviour
due to the periodicity of the QOJS. If the input cur-
rent becomes too large, J1 will switch and redistributs
a fixed amount of the current to the inductor (the same
part of IIN , which flows through J1, will be back in the
branch after switching of J1). So the whole circuit acts
periodic with respect to the input current. The table 1
shows the parameter values of the optimized version,
which are used for the circuit simulation. The plateau
appears when the ring currents, which are produced by
a switching of J2 and J4, are not enough to make J1
to switch. This will also happen, when the input cur-
rent through J1 is close to its critical current. With the
next clock pulse the current through J2, J4 will be very
small so J2 will react to this pulse with 0. The pro-
duced ring current of J4 is enough now to make J1 to
switch, so the state of the previous clock pulse will ap-
pear again. In order to eliminate this plateau two ways
were investigated:
• First we tried to increase McCumber parameter
βc of J1. Thereby the high dynamics of J1 makes
the current overshoot, if J1 switches, to enter the
critical range of the jump from +Ic1 to −Ic1 in
the same clock cycle. With this idea the plateau
can be reduced from 50µA to 30µA with βc1 =
16 and to 15µA using unshunted J1. This leads
to satisfied results when the clock frequency is
10 GHz, but with 20 GHz the results become not
reliable.
• The better solution is to decrease the ring induc-
tance of the path of the ring current of J4 (Ik4),
that Ik1 + Ik4 ≫ 2 · Ic1. But it is not enough
that Lx, L2a are reduced because L1 can not be
Inductances Values[pH] Junctions Values[µA] Bias currents Values[µA]
L1 2 Ic1 150 IB1 391.5
L2a 0.2 Ic2 450 IB2 150
L2b 0.2 Ic3 250 IB3 270
L3 4.5 Ic4 250 IBO 200
L5 2.08 Ic5 225
Lg2 0.198 Ic6 200
Lg3 0.11 Ic7 250
L6 2
Lx 0.2
L7 2
L8 2
Lg4 0.12
Lg7 0.12
Table 1. Parameters of the optimized version.
reduced. The best solution is to increase the crit-
ical current of one of the two junctions J1 or J5.
This leads to decrease the inductance of Joseph-
son junction.
Figure 4 shows the simulation results of the probability
of the optimized version with and without noise. From
this figure one can see that the periods of logic 1 and 0
are nearly the same and the plateau was eliminated.
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Fig. 4. Probability of an optimized 1-bit-QOJS com-
parator as function of input current with and without
noise.
4. BUILDING A SUPERCONDUCTOR
4-BIT-FLASH-A/D-CONVERTER WITH
QOJS-COMPARATORS
The Fig. 5 shows a superconductor 4-bit-flash-A/D-con-
verter with four QOJS-cells, where the current distribu-
tion is made with the means of R/2R ladder. The ana-
log input current Iin is divided by a factor of two after
each of the n taps of the R/2R ladder and is applied to
one of n (here 4) QOJSs [3]. The first QOJS-cell gets
2n−1 times the analog input current applied to the last
QOJS-cell [4]. This distribution enable to use identical
QOJS-cells for all bits. The output of the first compara-
tor (QOJS) represents the least significant bit (LSB)
and the last comparator generates the most significant
bit (MSB). For the presented circuit, the comparator
for the LSB gets half of the total input current and the
MSB gets only 1/16 of the input current. The single
QOJS cell has a resolution of 0.5 mA, which results
in an LSB of 1 mA and MSB of 8 mA, respectively.
All QOJS cells require a clock signal, which appears
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Fig. 5. Structure of 4-bit flash ADC. There are two
inputs, one for clk-signal and the another for input cur-
rent, which is used for the measurement, and four com-
parators outputs. JTL and splitters from RSFQ- cell
library [5].
at the same time. An external clock generator is used
to trigger a dc/SFQ-converter, resulting in a chain of
single flux quantum (SFQ) pulses, which are synchro-
nized to the external source. Splitter cells (SPL) are
used to double the SFQ pulses. Each input SFQ pulse
produces two output pulses, one at each output port.
The splitters are used to generate a clock distribution
network. All clock pulses must arrive simultaneously at
the clock input ports of the four comparators (QOJSs).
In order to realize this synchronization, a strong sym-
metry of all branches of the structure shown in Fig. 5
is required. The Josephson Transmission Lines (JTL)
at the output are used for the stabilization and decou-
pling of the output ports. The digital information of
four comparators results in a huge data volume at high
sampling speed. There is no direct solution for a real
time data storage. To solve this problem, fast on-chip
data aquicition memory or decimation filters [6] can be
connected to the comparators outputs. The data link
between superconductor and semiconductor electron-
ics is limited in speed and special output drivers [7] are
required to allow a high volume data transfer from the
superconducting flash-ADC to the data aquicition and
processing computer.
5. SIMULATION RESULTS
If the comparators are not exactly adjusted, this will
cause serious conversion errors. All 4 QOJS cells must
have the 1/0 transition at Iin = 0µA and a ratio of
Ion
Ion + Ioff
= 50%. This can be adjustable by means
of the currents IBO and IB1 of every QOJS-cell. The
simulation of the 4 bit flash converter was made with-
out thermal noise. The Fig. 6 show the simulation re-
sults in the case, where the 1/0 transition of the 4-QOJS-
cells does not happen correctly. In this case, we ob-
serve a big uncertainty during transition between all
bits. This problem requires an accurate adjustment of
the QOJS cell and of the R/2R ladder network. The
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Fig. 6. Outputs of 4-bit flash ADC at T = 0K.
transient simulation of the 4-bit-comparators without
noise and a clock frequency of f = 10GHz gives con-
version errors (outlier) as shown in Fig. 7. The previous
simulation was repeated with the same settings but with
sine-wave input current as shown in the Fig. 8.
The figures 7 and 8 confirm the functionality of the
flash-ADC with a clock frequency of fclk = 10GHz
and a resolution of four bits. This converter was also
investigated at fclk = 20GHz and the results confirm
correct function of the flash-ADC, but for frequencies
above fclk = 20GHz the converter does not operate
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Fig. 7. Conversion results of the 4-bit-comparators at
T = 0K, fclk = 10GHz, input current is a linear ramp
0− 16 mA.
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Fig. 8. Conversion results of the 4-bit-comparators at
T = 0K, fclk = 10GHz, input current is a sine wave
with bias: 8mA · sin(2pi · 200MHz · t) + 8mA.
correctly.
6. CONCLUSION
The optimized version of the 4 bit flash A/D converter
shows a good performance in circuit simulations for
clock frequencies below 20 GHz. The hysteresis of
the QOJS could be completely removed by reoptimiza-
tion of the circuit parameters. The observed plateau at
the 50 % level is a characteristic feature for all kind of
Josephson based comparator circuits. During the opti-
mization process, we payed special attention to elimi-
nate this feature for the preset design. Since the QOJS
comperator can sometimes reflect the trigger pulse, an
extra buffer stage was introduced before the compara-
tor stage. This is required to avoid any back-action of
such a reflection to other bits of the flash A/D converter
via the clock distribution network.
After a final approval of the circuit architecture by
further simulation studies, we plan an implementation
in the mature RSFQ fabriaction process of FLUXON-
ICS Foundry [5]. In parallel we will be an investiga-
tion of the maximum clock frequency as well as dif-
ferent possibilities for the readout of the digital output
data (e.g. by means of shift registers or decimation fil-
ters. The characteristic parameters of the A/D converter
such as integral and differential nonlinearity, effective
number of bits and SFDR will be investigated in circuit
simulations as well as by experiments.
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